OSEC

Neohapsis is currently accepting applications for employment. For more information, please visit our website www.neohapsis.com or email hr@neohapsis.com
 
dmesg beautifying

From: -f (fobiit.org)
Date: Mon Nov 29 2004 - 17:34:27 CST


hi there,

even though one can't mention the linux and the openbsd
dmesg on one day when it comes to readability, i think it
could be still better.

would it make sense to wrap the dmesg lines?
and if not why not?
take a look at these examples. yes, they take up a little
bit more space, but isn't it more pleasing to the eye?
or is it just my eye? ;-)

some random examples:

cpu0: Intel(R) Pentium(R) M processor 1.80GHz ("GenuineIntel" 686-class) 1.80 GHz
cpu0: FPU,V86,DE,PSE,TSC,MSR,MCE,CX8,APIC,SEP,MTRR,PGE,MCA,CMOV,PAT,CFLUSH,ACPI,MMX,FXSR,SSE,SSE2,SS,TM,SBF,EST,TM2
cpu0: Enhanced SpeedStep 1800 MHz (1340 mV): speeds: 1800, 1600, 1400, 1200, 1000, 800, 600 MHz

could be:

cpu0: Intel(R) Pentium(R) M processor 1.80GHz
cpu0: ("GenuineIntel" 686-class) 1.80 GHz
cpu0: FPU,V86,DE,PSE,TSC,MSR,MCE,CX8,APIC,SEP,MTRR,PGE,MCA
cpu0: CMOV,PAT,CFLUSH,ACPI,MMX,FXSR,SSE,SSE2,SS,TM,SBF,EST,TM2
cpu0: Enhanced SpeedStep 1800 MHz (1340 mV):
cpu0: speeds: 1800, 1600, 1400, 1200, 1000, 800, 600 MHz

and:

rl0 at pci2 dev 1 function 0 "Realtek 8139" rev 0x10: irq 11 address 00:02:3f:db:8a:23
rlphy0 at rl0 phy 0: RTL internal phy
iwi0 at pci2 dev 2 function 0 "Intel PRO/2200BG 3B" rev 0x05: irq 11, address 00:0e:35:7b:e7:4f
cbb0 at pci2 dev 4 function 0 vendor "ENE", unknown product 0x1411 rev 0x00: irq10

could become:

rl0 at pci2 dev 1 function 0 "Realtek 8139" rev 0x10
rl0: irq 11 address 00:02:3f:db:8a:23
rlphy0 at rl0 phy 0: RTL internal phy
iwi0 at pci2 dev 2 function 0 "Intel PRO/2200BG 3B" rev 0x05
iwi0: irq 11, address 00:0e:35:7b:e7:4f
cbb0 at pci2 dev 4 function 0 vendor "ENE", unknown product 0x1411 rev 0x00
cbb0: irq10

and so on, and so on.
--
nasa -- need another seven astronauts.